An attempt at a small Verilog implementation of the original Apple 1 on an FPGA
-
Updated
Sep 22, 2025 - Verilog
An attempt at a small Verilog implementation of the original Apple 1 on an FPGA
Fairly simple example of 8-color VGA text generation in SystemVerilog for UPduino FPGA
Evaluating per particle performance of accelerated and non-accelerated particle filtering on embedded hardware.
Example to test all UPduino GPIO outputs
UPduino 3.x: new 4 layer layout, various other improvements
Desarrollo en Verilog, proyecto de KiCad e informe del Trabajo Práctico N° 2 de 22.13 - Electrónica III. Implementación de calculadora en FPGA.
To associate your repository with the upduino topic, visit your repo's landing page and select "manage topics."