5-Stage Pipelined RISC-V CPU utilizing the RV32I ISA, featuring dynamic branch prediction. Designed, verified, performance tested, and ASIC-flowed
asic gcc verilog systemverilog hazard-detection performance-testing risc-v branch-prediction rv32i gdsii cpu-architecture cocotb forwarding-unit rtl-design riscv-assembly 5-stage-pipeline pipelined-processor directed-testing rtl-verification openlane2
-
Updated
Sep 1, 2026 - Python